<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	
	>
<channel>
	<title>
	Comments on: Intro to VHDL Programming	</title>
	<atom:link href="https://jestineyong.com/intro-to-vhdl-programming/feed/" rel="self" type="application/rss+xml" />
	<link>https://jestineyong.com/intro-to-vhdl-programming/</link>
	<description>Semiconductors, Test Equipments, Circuit Board Troubleshooting, Electronic Repair Courses and Many More!</description>
	<lastBuildDate>Mon, 08 May 2017 11:37:09 +0000</lastBuildDate>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=5.4.19</generator>
	<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-313399</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Mon, 08 May 2017 11:37:09 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-313399</guid>

					<description><![CDATA[Look for my recent article on working with the free Quartus II Web software. I stopped using Qucs because of the many annoying bugs. There now also is free Deeds. But also Xilinx Web ICE/Vivado is completely free. And I bought Tina because of the unbelievable many options to also be easily able to create in VHDL code or convert to VHDL code.]]></description>
			<content:encoded><![CDATA[<p>Look for my recent article on working with the free Quartus II Web software. I stopped using Qucs because of the many annoying bugs. There now also is free Deeds. But also Xilinx Web ICE/Vivado is completely free. And I bought Tina because of the unbelievable many options to also be easily able to create in VHDL code or convert to VHDL code.</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'313399','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'313399','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-313396</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Mon, 08 May 2017 11:24:31 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-313396</guid>

					<description><![CDATA[Like Quartus other languages also support hierarchical structures. Like Java which supports hierarchical-inheritence. But there they are classes and not sub-circuits. Java also can have more than one sub class but only one super-class (Top-level hierarchy in Quartus). But Java is not a parallel programming language. There it matters where you put a command in a program, because it runs the Java code from top to bottom. After compiling. So not simultaneous.

Also the Tina designer program from Designsoft supports hierarchical structures in a parallel programming way. I recently started creating sub-circuits (called Macros in Tina) which afterwards can be given a component symbol (like in Quartus but with more options by using a special Tina Symbol designer program). 
The best part is that it works both ways, you can make a Macro from any drawn circuit, but also design an empty Macro symbol and insert a VHDL circuit code to it to create your (sub-)circuit. But in case you want to make a VHDL conversion from your designed circuit it of course has to be a purely digital circuit! (VHDL simply doesn&#039;t support analogue components). 

And the best part is that while creating very big top-level Macros (big higher hierarchy circuits), Tina supports an unlimited amount of these sub-circuits!

Creating is big much fun in Tina and it supports simulation of both analogue and digital circuits (by using Scope Wave diagrams and other virtual measuring ways). Plus Mixed mode designing and simulation. Whereas Quartus is only capable of designing digital sub-circuits. Tina costs about 600 euro including the HDL software part. But that also depends on what version you buy. Quartus is free in its Web II/ Lite edition.]]></description>
			<content:encoded><![CDATA[<p>Like Quartus other languages also support hierarchical structures. Like Java which supports hierarchical-inheritence. But there they are classes and not sub-circuits. Java also can have more than one sub class but only one super-class (Top-level hierarchy in Quartus). But Java is not a parallel programming language. There it matters where you put a command in a program, because it runs the Java code from top to bottom. After compiling. So not simultaneous.</p>
<p>Also the Tina designer program from Designsoft supports hierarchical structures in a parallel programming way. I recently started creating sub-circuits (called Macros in Tina) which afterwards can be given a component symbol (like in Quartus but with more options by using a special Tina Symbol designer program).<br />
The best part is that it works both ways, you can make a Macro from any drawn circuit, but also design an empty Macro symbol and insert a VHDL circuit code to it to create your (sub-)circuit. But in case you want to make a VHDL conversion from your designed circuit it of course has to be a purely digital circuit! (VHDL simply doesn't support analogue components). </p>
<p>And the best part is that while creating very big top-level Macros (big higher hierarchy circuits), Tina supports an unlimited amount of these sub-circuits!</p>
<p>Creating is big much fun in Tina and it supports simulation of both analogue and digital circuits (by using Scope Wave diagrams and other virtual measuring ways). Plus Mixed mode designing and simulation. Whereas Quartus is only capable of designing digital sub-circuits. Tina costs about 600 euro including the HDL software part. But that also depends on what version you buy. Quartus is free in its Web II/ Lite edition.</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'313396','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'313396','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-285686</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Fri, 29 Apr 2016 07:06:23 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-285686</guid>

					<description><![CDATA[I like to add that the long awaited &quot;Quite Universal Circuit Simulator&quot; 
with graphical user interface (GUI) or also known as Qucs has now  
in 2016 finally arrived! It is Freely available and downloadable in 
its newest version 0.0.19.
You can use it to test Digital and Analog Electronic circuits complete 
with VHDL programming capbilities!
I haven&#039;t tested it yet but according to the User Reviews it recieved all
5 stars !!!
https://sourceforge.net/projects/qucs/?source=typ_redirect
I can&#039;t wait to test it myself!]]></description>
			<content:encoded><![CDATA[<p>I like to add that the long awaited "Quite Universal Circuit Simulator"<br />
with graphical user interface (GUI) or also known as Qucs has now<br />
in 2016 finally arrived! It is Freely available and downloadable in<br />
its newest version 0.0.19.<br />
You can use it to test Digital and Analog Electronic circuits complete<br />
with VHDL programming capbilities!<br />
I haven't tested it yet but according to the User Reviews it recieved all<br />
5 stars !!!<br />
https://sourceforge.net/projects/qucs/?source=typ_redirect<br />
I can't wait to test it myself!</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'285686','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'285686','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271957</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Sat, 26 Dec 2015 17:43:31 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271957</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271739&quot;&gt;venu&lt;/a&gt;.

Indeed Venu. Not many people know about VHDL or how to program new circuits in it. At least not the people I know, like my electro/electronic educated friends. I didn&#039;t either until about a few years ago when a got interested in a completely in VHDL programmed Floppy Diskdrive Simulator. But I&#039;m sure that if they knew what VHDL can do for them they sure would be interested too! See for instance here about the in VHDL manufactured Disk Drive controllers: http://www.lotharek.pl/product.php?pid=13]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271739">venu</a>.</p>
<p>Indeed Venu. Not many people know about VHDL or how to program new circuits in it. At least not the people I know, like my electro/electronic educated friends. I didn't either until about a few years ago when a got interested in a completely in VHDL programmed Floppy Diskdrive Simulator. But I'm sure that if they knew what VHDL can do for them they sure would be interested too! See for instance here about the in VHDL manufactured Disk Drive controllers: http://www.lotharek.pl/product.php?pid=13</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271957','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271957','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Dennis,		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271940</link>

		<dc:creator><![CDATA[Dennis,]]></dc:creator>
		<pubDate>Sat, 26 Dec 2015 15:03:41 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271940</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271647&quot;&gt;Parasuraman S&lt;/a&gt;.

I could not have said it better.  Thank you.]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271647">Parasuraman S</a>.</p>
<p>I could not have said it better.  Thank you.</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271940','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>1</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271940','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: venu		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271739</link>

		<dc:creator><![CDATA[venu]]></dc:creator>
		<pubDate>Thu, 24 Dec 2015 15:07:48 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271739</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271576&quot;&gt;Albert van Bemmelen&lt;/a&gt;.

Hi albert it is intresting to know about VHDL. 
thanks]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271576">Albert van Bemmelen</a>.</p>
<p>Hi albert it is intresting to know about VHDL.<br />
thanks</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271739','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>1</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271739','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271713</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Thu, 24 Dec 2015 09:19:50 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271713</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271647&quot;&gt;Parasuraman S&lt;/a&gt;.

Hi Parasuraman S. Indeed programming all kinds of devices is almost 
impossible to accomplish. VHDL (or the shorter equally interesting 
notation Verilog) is however a completely new language, but not because 
of the language itself, but much more because of the way it is used. 
And really was &#039;invented&#039; just around 1987 by USA Defence to make it much 
easier to create and reprogram old circuits to new uses. And today also in
 a way reduces the Electronic waste of Hardware if used properly. I take 
it that BPL just means Binary Programming Language. Speaking or writing 
German to me is easy, but I like VHDL much more! By-the-way: I guess that 
you already knew that &#039;Bit&#039; comes from the words Binary Digit?]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271647">Parasuraman S</a>.</p>
<p>Hi Parasuraman S. Indeed programming all kinds of devices is almost<br />
impossible to accomplish. VHDL (or the shorter equally interesting<br />
notation Verilog) is however a completely new language, but not because<br />
of the language itself, but much more because of the way it is used.<br />
And really was 'invented' just around 1987 by USA Defence to make it much<br />
easier to create and reprogram old circuits to new uses. And today also in<br />
 a way reduces the Electronic waste of Hardware if used properly. I take<br />
it that BPL just means Binary Programming Language. Speaking or writing<br />
German to me is easy, but I like VHDL much more! By-the-way: I guess that<br />
you already knew that 'Bit' comes from the words Binary Digit?</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271713','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271713','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271711</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Thu, 24 Dec 2015 09:06:46 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271711</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271676&quot;&gt;Ulises Aguilar Pazzani&lt;/a&gt;.

Thank you Mr. Ulises. Glad that you liked it!]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271676">Ulises Aguilar Pazzani</a>.</p>
<p>Thank you Mr. Ulises. Glad that you liked it!</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271711','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271711','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271710</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Thu, 24 Dec 2015 09:04:29 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271710</guid>

					<description><![CDATA[Thanks Yogesh. I guess it is just all about reading and a bit of compiling.]]></description>
			<content:encoded><![CDATA[<p>Thanks Yogesh. I guess it is just all about reading and a bit of compiling.</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271710','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271710','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Albert van Bemmelen		</title>
		<link>https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271709</link>

		<dc:creator><![CDATA[Albert van Bemmelen]]></dc:creator>
		<pubDate>Thu, 24 Dec 2015 08:58:29 +0000</pubDate>
		<guid isPermaLink="false">https://www.jestineyong.com/?p=11537#comment-271709</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271688&quot;&gt;Robert Calk&lt;/a&gt;.

Hi Robert, Me neither. I&#039;m still learning.]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://jestineyong.com/intro-to-vhdl-programming/comment-page-1/#comment-271688">Robert Calk</a>.</p>
<p>Hi Robert, Me neither. I'm still learning.</p>
<div class="ldc-cmt-box clearfix"><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271709','c_like')">Likes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/up.png" />(<span>0</span>)</span><span class='ldc-ul_cont' onclick="alter_ul_post_values(this,'271709','c_dislike')">Dislikes<img src="https://jestineyong.com/wp-content/plugins/like-dislike-counter-for-posts-pages-and-comments/images/down.png" />(<span>0</span>)</span></div>
<div style="clear:both;"></div>
]]></content:encoded>
		
			</item>
	</channel>
</rss>
